

Infineon Power Solutions for Xilinx Zynq UltraScale+ MPSoC

T. Ochoa

Tony.ochoa@infineon.com

January 2017

Advanced Information



Table of Contents www.infineon.com/xilinx

- › Introduction. Page 3
- › Zu02 / Zu03 CG/EG with serdes option. Flexible Mode: Always on - Cost Optimized Always on - Efficiency Optimized, and Full Power / Low Power Mode Capable Page 4-5
- › Zu04_Zu05_Zu07_Zu09 CG, EG, EV Series - No SERDES. Always On: Cost-Optimized Power Rail Consolidation. Page 6.
- › Zu04_Zu05_Zu07_Zu09 CG EG EV Series - with SERDES. Always On: Cost-Optimized Power Rail Consolidation. Page 7.
- › Zu11_Zu15_Zu17_Zu19 EG Series - No SERDES. Always On: Cost-Optimized Power Rail Consolidation. Page 8.
- › Zu11_Zu15_Zu17_Zu19 EG Series - with SERDES. Always On: Cost-Optimized Power Rail Consolidation. Page 9.
- › Zu04_Zu05_Zu07_Zu09 CG EG Series - No SERDES. Power Always On, Power Efficiency. Page 10.
- › Zu04_Zu05_Zu07_Zu09 CG EG Series - with SERDES. Power Always On, Power Efficiency. Page 11.
- › Zu04_Zu05_Zu07 EV Series - No SERDES. Power Always On, Power efficiency. Page 12.
- › Zu04_Zu05_Zu07 EV Series - with SERDES. Power Always On, Power efficiency. Page 13.
- › Zu15 and Zu17 EG Series - NO SERDES. Power Always On, Power efficiency. Page 14.
- › Zu15 and Zu17 EG Series - with SERDES. Power Always On, Power efficiency. Page 15.



Introduction

- › Infineon power solutions focusing on tight board space applications
- › Featuring 5 output PMIC, IRPS5401
- › Power solutions for Xilinx Zynq Ultrascale+ MPSoC from Zu02 to Zu19
- › Power maps are optimized for power rail consolidation
- › Sequencing for power up and power down shown with delay estimates
- › Infineon power solutions provide scalable power for core voltage vs. Zynq Ultrascale+ MPSoC family
- › PCB board size estimates provided. Usually the size estimate provide fits the largest power stage and Cout
- › Estimated values for inductors and output capacitors based upon Xilinx DC, AC and voltage ripple requirements
- › IRPS5401 digital compensation values calculated for Xilinx power requirements vs. L vs. C.

Infinion Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu03_Zu02

Flexible Mode: Always on - Cost Optimized
Always on - Efficiency Optimized, and Full Power / Low Power Mode Capable

<http://zedboard.org/product/ultrazed-EG>



The Zynq UltraScale+ power rails can be turned ON/OFF for LP (low power) or FP (full power modes) via IRPS5401 PMBus or if desired via Enables.

	Power Mode	
	LP	FP
SOM	LP	FP
VCCPSINTLP	on	on
VCCPSINTFP	off	on
VCCINT_IO / VCCBRAM	off	on
VCCINT	off	on
VCCPSAUX / VCCPSIO (0:2:3) / PSBATT	on	on
VCCPLL	on	on
VCCDDR / VCCO / DDR4 devices	off	on
VCCAUX / AUX_IO / VCCO / ENET PHY	off	on
VCCO	off	on
VCCO / ENET PHY	off	on
VTERM	off	on
ENET PHY	off	on


● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.



Reference Design Example:

Zynq MPSoC Ultrascale+, Zu02/Zu03


<http://zedboard.org/product/ultrazed-EG>




Infineon
Compact
Power
Design for
FPGA/SoCs,
IRPS5401

DESIGN NOTES



- 1) 3 x IRPS5401 5 output PMICs
PMBus Capable. 15 outputs.
 - 2) Zynq Ultra Scale SOM & Carrier Card
- Lower current Zynq Ultra Scale+ Series
examples: ZUEG2, ZEUG3



**Infinion Power Solution for Xilinx
Zynq UltraScale+ MPSoC**
Zu04_Zu05_Zu07_Zu09 CG, EG, EV Series - No SERDES
Always On: Cost-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



1	VCC_PSINTFP/VCC_PSINTFPDDR VCCINT_IO / VCCBRAM VCC_PSINTLP VCCINT
3	VCCO_PSDDR4_504
3	VCCO_PSIO (0:3)
2	VCCAUX, VCCADC, VCCAUX_IO VCC_PSDDR_PLL VCCIO (0.5A) VCCO_PSADC, VCC_PSAUX
2	VCC_PSPLL
1	system voltage
1	system voltage

**Xilinx
Zynq UltraScale+
MPSoC**

**Zu04 CG, EG, EV
Zu05 CG, EG, EV
Zu07 CG, EG, EV
Zu09 CG, EG**


● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.




PCB space estimates:
IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's: 15mm x 10mm

The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.

Infinion Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu04_Zu05_Zu07_Zu09 CG EG EV Series - with SERDES
Always On: Cost-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



- 1 VCC_PSINTFP/VCC_PSINTFPDDR
VCCINT_IO / VCCBRAM
VCC_PSINTLP VCCINT
- 3 VCCO_PSDDR4_504
- 3 VCCO_PSIO (0:3)
- 2 VCCAUX, VCCADC, VCCAUX_IO
VCC_PSDDR_PLL VCCIO (0.5A)
VCCO_PSADC, VCC_PSAUX
VPS_MGTRAVTT
- 2 VCC_PSPLL
- 1 Xilinx Zynq UltraScale+ MPSoC
Zu04 CG, EG, EV
Zu05 CG, EG, EV
Zu07 CG, EG, EV
Zu09 CG, EG
+ SERDES
- 1 VMGATAVCC, VMGTAVCC
- 3 VMGTAVTT, VMGTAVTT,
VCC_PSPLL, VCC_VCU_PLL
- 2 VPS_MGTRAVCC

● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.


- If the second IRPS5401 is not desired the below are regulator options for SERDES:
- 1) IR3891 Dual 1.2V/1.8V or 0.9V/0.85V for VMGATAVCC, and VMGTAVTT
 - 2) IR3823 for any SERDES < 3A
- If more 3.3V system voltage and higher current: 1.5A/3A, 3.3V IR3883

The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.





PCB space estimates:
IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's: 15mm x 10mm

Infineon Power Solution for Xilinx Zynq UltraScale+ MPSoC Zu11_Zu15_Zu17_Zu19 EG Series - **No SERDES** Always On: Cost-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



**Xilinx
Zynq UltraScale+
MPSoC**

**Zu11 EG
Zu15 EG
Zu17 EG
Zu19 EG**


Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

PCB space estimates:
IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's: 15mm x 10mm




The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.

Infineon Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu11_Zu15_Zu17_Zu19 EG Series - with SERDES
Always On: Cost-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.




● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

PCB space estimates:
IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's: 15mm x 10mm

IR3892 with L, C's: 20mm x 20mm
IR3899 or IR3894 with L, C's: 15mm x 20mm
IR38062 with L, C's: 16mm x 21mm

The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.

Infineon Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu04_Zu05_Zu07_Zu09 CG EG Series - No SERDES
Always On: Power and/or Efficiency-Optimized Power Rail Consolidation



● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

PCB space estimates:
IRPS5401 with Power Stage + L's, C's : 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's : 15mm x 10mm


The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.



Infineon Power Solution for Xilinx Zynq UltraScale+ MPSoC

Zu04_Zu05_Zu07_Zu09 CG EG EV Series - with SERDES


Always On: Cost-Optimized Power Rail Consolidation



Zynq	Iout	Powerstage	Desc	Bias	Inductor L1	Cout1	Cout2
Zu05	16A	IR3742	PowIRstage® 5x6 - 20A	12V	TDK 200nH (VLB10050HT-R20M)	1x470uF	4 to 6x22uF
Zu07	25A	TDA21240	uDrMOS4x4 - 40A	5V	TDK 120nH (VLB10050HT-R12M)	1x470uF	8x22uF
Zu09	25A	TDA21240	uDrMOS4x4 - 40A	5V	TDK 120nH (VLB10050HT-R12M)	1x470uF	8x22uF

Note: for Zu07 - Zu09, one design at 25A covers 18A to 25A
Zu04 series, covered by Zu05 solutions
Zu06 series can be covered by Zu07 solutions

On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



- 1 VCC_PSINTFP/VCC_PSINTFPDDR
VCCINT_IO / VCCBRAM
VCC_PSINTLP VCCINT
- 3 VCCO_PSDDR4_504
- 3 VCCO_PSIO (0:3)
- 2 VCCAUX, VCCADC, VCCAUX_IO
VCC_PSDDR_PLL VCCIO (0.5A)
VCCO_PSADC, VCC_PSAUX
VPS_MGTRAVTT
- 2 VCC_PSPLL
- Xilinx
Zynq UltraScale+
MPSoC
- Zu04 CG, EG, EV
Zu05 CG, EG, EV
Zu07 CG, EG, EV
Zu09 CG, EG
- + SERDES
- 1 VMGATAVCC,
VMGTAVCC
- 3 VMGTAVTT, VMGTAVTT,
VCC_PSPLL, VCC_VCU_PLL
- 2 VPS_MGTRAVCC

● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

If the second IRPS5401 is not desired the below are regulator options for SERDES:
1) IR3891 Dual 1.2V/1.8V or 0.9V/0.85V for VMGATAVCC, and VMGTAVTT
2) IR3823 for any SERDES < 3A


If more 3.3V system voltage and higher current: 1.5A/3A, 3.3V IR3883

The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.




PCB space estimates:
IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's: 15mm x 10mm


Infineon Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu04_Zu05_Zu07 EV Series - **without SERDES**
Always On: Power and/or Efficiency-Optimized Power Rail Consolidation



Infineon Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu04_Zu05_Zu07_Zu09 CG EG Series - with SERDES
Always On: Power and/or Efficiency-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

If the second IRPS5401 is not desired the below are regulator options for SERDES:

- 1) IR3891 Dual 1.2V/1.8V or 0.9V/0.85V for VMGATAVCC, and VMGTAVTT
- 2) IR3823 for any SERDES < 3A

For second IRPS5401, if board ambient >50C and no airflow consider external 3.3V Regulator (IR3883)


PCB space estimates:

- IRPS5401 with Power Stage + L's, C's: 35mm x 40mm
- IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
- IR3883 with L, C's: 15mm x 10mm



The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.



Infineon Power Solution for Xilinx Zynq UltraScale+ MPSoC Zu11, Zu15 and Zu17, Zu19 EG Series - **NO SERDES** Always On: Power and/or Efficiency-Optimized Power Rail Consolidation




On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



**Xilinx
Zynq UltraScale+
MPSoC**

**Zu11 EG
Zu15 EG
Zu17 EG
Zu19 EG**

● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.




IRPS5401 with Power Stage + L's, C's : 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's : 15mm x 10mm


The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.



Infineon Power Solution for Xilinx
Zynq UltraScale+ MPSoC
Zu11, Zu15 and Zu17, Zu19 EG Series - **with SERDES**
Always On: Power and/or Efficiency-Optimized Power Rail Consolidation



On start up condition of VCC and PVin and an external master enable (M_EN), Power sequencing can be adjusted by ton_delay and toff_delay in 1ms increments from 0ms to 127ms for each regulator.



Xilinx
Zynq UltraScale+
MPSoC
Zu11/Zu15 EG
Zu17/19 EG

● Power sequencing initiated by 5V Enable/Disabled to all IRPS5401's
All regulators and LDO is turned on/off via internal settable timers integrated into the IRPS5401 PMICs.
No external sequencing components are required.
Power Off is the reverse order.

IRPS5401 with Power Stage + L's, C's : 35mm x 40mm
IRPS5401 without Power Stage + L's, C's: 30mm x 30mm
IR3883 with L, C's : 15mm x 10mm

IR3892 with L, C's: 20mm x 20 mm
IR3899 or IR3894 with L, C's: 15mm x 20mm
IR38062 with L, C's: 16mm x 21mm

The IRPS5401 regulators do not require external loop compensation components.
The digital compensation kp, ki listed are estimations for the target regulation and may require adjustment.





Part of your life. Part of tomorrow.

www.infineon.com/xilinx

PAGE 15

